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Abstract— We successfully fabricated submicron depletion-
mode GaAs MOSFET’s with negligible hysteresis and drift in
drain current using Ga2O3(Gd2O3) as the gate oxide. The 0.8-
m gate-length device shows a maximum drain current density
of 450 mA/mm and a peak extrinsic transconductance of 130
mS/mm. A short-circuit current gain cutoff frequency (fT ) of 17
GHz and a maximum oscillation frequency (fmax) of 60 GHz were
obtained from the 0:8 m 60 m device. The absence of drain
current drift and hysteresis along with excellent characteristics
in the submicron devices is a significant advance toward the
manufacture of commercially useful GaAs MOSFET’s.
I. INTRODUCTION
DUE to the five times higher electron mobility inGaAs and the availability of semi-insulating GaAs
substrates, GaAs metal-oxide-semiconductor field effect
transistors (MOSFET’s) potentially have advantages over Si-
based MOSFET’s for high-speed low-power logic integrated
circuits (IC’s) and monolithic microwave integrated circuits
(MMIC’s). In contrast to GaAs metal-semiconductor FET’s
(MESFET’s) and high electron mobility transistors (HEMT’s),
which exhibit small forward gate voltages limited by the
Schottky barrier heights, GaAs MOSFET’s feature a much
larger logic swing which gives a greater flexibility for digital
IC designs.
Extensive efforts have been devoted to the realization of
a technologically viable GaAs MOSFET. However, the drain
current drift and hysteresis hindered the deployment of GaAs
MOSFET’s due to the difficulty in fabricating an insulat-
ing film with insignificant bulk trapped charges and a low
interfacial density of states on GaAs [1], [2]. Research ef-
forts using an oxide mixture of Ga O (Gd O ) as the gate
dielectric have led the demonstration of the enhancement-
mode p- and n-channel GaAs MOSFET’s with inversion
[3], [4] and the attainment of a midgap interfacial density
of states less than 10 cm eV [5]. Furthermore, we
have recently demonstrated n-channel depletion-mode GaAs
MOSFET’s with negligible drain current drift and hysteresis
for devices with relatively large gate-length ( 3.25 m) [6].
We have now reduced the device dimension from 3.25 m to
0.8 m in gate-length. In this letter, we present the device per-
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formance of the submicron depletion-mode GaAs MOSFET’s
which also exhibit negligible drain current drift and hysteresis.
II. OXIDE GROWTH AND DEVICE FABRICATION
The Ga O (Gd O )/GaAs MOSFET structure was grown
in a multichamber ultrahigh vacuum (UHV) system, which
consists of a solid-source GaAs-based molecular beam
epitaxy (MBE) chamber and an arsenic-free oxide deposition
chamber. After a 100-nm silicon-doped GaAs channel layer
( cm ) was grown on a (100)-oriented semi-
insulating GaAs substrate, the wafer was then in situ
transferred to the oxide deposition chamber under UHV.
A 38-nm thick Ga O (Gd O ) was deposited at a substrate
temperature of 520 C using -beam evaporation from a
high-purity Ga Gd O single crystal source. The interfacial
roughness of as-grown Ga O (Gd O )/GaAs is typically
0.3–1.0 nm. The details of Ga O (Gd O ) film growth and
micro-structural properties of Ga O (Gd O )/GaAs interfaces
were reported earlier [7], [8].
The fabrication process started with device isolation, which
was achieved by oxygen implantation to define the active
device area. The activation annealing was performed at 500 C
under helium gas ambience. After the removal of oxide on
the source and drain regions, ohmic contacts were formed
by -beam deposition of Ge/Ni/AuGe/Ag/Au and a 400 C
anneal under helium gas ambience. Finally, the conventional
Ti/Pt/Au metals were -beam evaporated sequentially as the
gate electrodes. The source-to-gate and the source-to-drain
spacings are 0.7 m and 3 m, respectively.
III. DEVICE CHARACTERISTICS
The dc current–voltage ( ) characteristic of a m
m device shows a clean pinchoff at a threshold voltage
of 3.2 V (Fig. 1) with the off-state drain-source breakdown
voltage of 12.5 V. The gate characteristic of the m
m device shows a symmetric breakdown behavior of the
oxide gate, as shown in the inset of Fig. 1. The breakdown
voltage is as high as 24 V, which corresponds to a breakdown
field of 6.3 MV/cm. The output characteristics measured with
a curve tracer from the same device shows no substantial
hysteresis and drain current drift (Fig. 2). However, the
characteristics shows kinks at V for gate voltages
biased in the accumulation range. This is probably due to the
unpassivated interface charges in the open gate region, which
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Fig. 1. DC I V characteristics of a 0:8 m60 m Ga2O3(Gd2O3)/GaAs
MOSFET. Inset shows the gate I V characteristics of this device.
Fig. 2. Output characteristics measured by a curve tracer operating at 120 Hz
of a 0:8 m  60 m GaAs MOSFET.
can be eliminated by self-aligned gate process. The threshold
voltage is 3.5 V, which is 0.3 V more negative than that
measured from quasi-dc. There is no significant disagreement
between curves measured under quasi-dc condition and
measured by curve tracer operating at 120 Hz as reported in
[9]. In addition, the drain characteristics are not sensitive
to light, either. These phenomena indicate that insignificant
bulk oxide trapped charges and low interfacial density of
states have been achieved. The low doping concentration
( cm ) in the channel layer has caused a high
source resistance, thus resulting in high on-resistance .
The contact resistance can be significantly improved using
self-aligned process and the selective implantation of Si for
the source and drain contact regions. The calculated effective
channel mobility is 1100 cm /V s by use of the following
formula [10]
where and are the channel length and width, respectively,
is the oxide capacitance per unit area, and is the
drain voltage at saturation. The oxide dielectric constant of
14 was used in the calculation. The high oxide dielectric
constant ( 3.6 times higher than that of SiO ) also reveals
an advantage of using Ga O (Gd O ) as the gate insulator
because the larger current drive capability (higher ) may
Fig. 3. Drain current density and transconductance as a function of gate
bias for a 0:8 m  60 m device.
Fig. 4. Short-circuit current gain (H21) and maximum stable gain (MSG)
curves of a 0:8 m 60 m Ga2O3(Gd2O3)/GaAs MOSFET measured at a
drain voltage Vds of 2 V and a gate voltage Vgs of  1.5 V.
be achieved. The maximum drain current density and
the peak extrinsic transconductance of the 0.8- m gate-
length device are 450 mA/mm and 130 mS/mm, respectively,
as shown in Fig. 3. Fig. 3 also shows the drain current density
as a function of gate bias in both forward and reverse sweep
directions. The device shows negligible hysteresis indicating
low mobile charge density and no charge injection.
The short-circuit current gain cutoff frequency and
the maximum oscillation frequency were measured
by biasing the devices at V and V.
The GHz and the GHz for an 0.8- m
gate-length device were determined by extrapolating the short-
circuit current gain and the maximum stable gain (MSG)
curves, respectively, using 20 dB/decade slopes, as shown
in Fig. 4.
Fig. 5 shows the long-term drain current drifting behavior
of the MOSFET when the devices were biased at an extreme
stress condition of V and V. No detectable
short-term current drift was observed in a period shorter than
1 s after the device was turned on. The long-term drain
current drift is less than 1.5% during operation for a period
of over 150 h. This result compares favorably with the best
data reported previously [11]. The reference disclosed a 22%
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Fig. 5. Long-term drain current drifting behavior of a 0:8 m  60 m
GaAs MOSFET.
decrease of drain current over a period of 10 s ( 3 h) when
the device was biased at V and V.
IV. CONCLUSION
In conclusion, we have successfully fabricated 0.8- m gate-
length depletion-mode GaAs MOSFET’s with undetectable
hysteresis and negligible drift in drain current character-
istics. For the time interval between 1 s and 150 h, the device
shows a drain current drift of less than 1.5%, indicating the
excellent stability of the oxide and the oxide/GaAs interface.
The device also shows a maximum drain current density
of 450 mA/mm and a peak extrinsic transconductance of
130 mS/mm. An of 17 GHz and an of 60 GHz
were obtained from the m m device. We expect
that the gate oxide and the processing techniques used in this
work can be extended to other compound semiconductors. Our
findings of negligible drain current drift and hysteresis thus
suggest new opportunities of commercially useful compound
semiconductor MOSFET’s.
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